Compile and simulate Verilog hardware descriptions from the command line to test digital logic designs and support verification workflows. Icarus Verilog 12.2022.06.11 is an open-source tool that produces simulation output for use with its runtime.
Operating system: Windows
Publisher: Stephen Williams
Version: 12.2022.06.11 (checksum)
Antivirus check: VirusTotal report